# Am29114

Real-Time Interrupt Controller

#### ADVANCE INFORMATION

# DISTINCTIVE CHARACTERISTICS


- Real-Time Interrupt Servicing Supports interrupts at microinstruction boundaries, making interrupt responses virtually instantaneous.
- Expandable
- Cascadable to accept any number of interrupt inputs Accepts 8 Interrupt Inputs
- Interrupt request signals may be levels or pulses
- Vector Outputs Output is binary code for the highest priority un-masked interrupt request.
- On-Chip Prioritization Only interrupts having higher priority than the highest interrupt in service are allowed.
- 8-Bit Mask Register Allows particular interrupt inputs to be temporarily disabled.

#### **GENERAL DESCRIPTION**

The Am29114 is a high-performance 8-bit vectored priority interrupt controller intended for use in very high-speed microprogrammed machines. Its architecture and instruction set are optimized to take full advantage of the real-time interrupt capabilities of state-of-the-art sequencers such as the Am29112.

The Am29114 is designed to operate in 10 MHz microprogrammed systems.

The Am29114 features 16 microinstructions which allow designers to read from and write to key registers for maximum control flexibility.



help you to evalute this product. AMD re

1


Order # 05190B

4694


#### **RELATED PRODUCTS**

Part No.	Description			
Am29112	8-Bit High-Performance Microprogram Sequencer			
Am29116	16-Bit Bipolar Microprocessor			
Am29117	Two-Port Am29116			
Am29118	8-Bit Bidirectional I/O Port/Accumulator			
Am29PL141	Fuse-Programmable Controller			
Am2950A/ 51A/52A/53A	8-Bit Bidirectional I/O Port			
Am2925	System Clock Generator and Driver			
Am2904	Status and Shift Control Unit			
Am2940	DMA Address Generator			
Am2942	Programmable Timer/Counter/DMA			

# **CONNECTION DIAGRAM**




#### LOGIC SYMBOL



## ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



#### PIN DESCRIPTION

#### Do - D7 Data Input/Output Lines.

Used to transfer information between the system data bus and the mask, interrupt and in-service registers of the Am29114.

#### INTO - INTo Interrupt Inputs.

Accept requests as active-low levels or pulses, depending on the voltage level at the IM pin.

#### IM Input Mode Select.

When IM is low,  $\overline{\text{INT}_0} - \overline{\text{INT}_7}$  detect asynchronous pulse inputs. When IM is high,  $\overline{\text{INT}_0} - \overline{\text{INT}_7}$  detect level inputs.

#### In-is instruction inputs.

# **IEN** Instruction Enable.

The instruction on  $I_0 - I_3$  is ignored if  $\overline{IEN}$  is high.

#### CS Chip Select.

Instructions 4 – 15 (those which use the D-bus) are ignored if  $\overline{\text{CS}}$  is high.

## MINTR Maskable Interrupt.

Low level indicates that an unmasked interrupt request which has a priority higher than the request currently being serviced is in the interrupt register waiting for service. MINTR is forced high when either MINTA is low or CASIN1 or CASIN2 are high. MINTR has an open collector output.

# MINTA Maskable Interrupt Acknowledge.

Active-low signal causes the interrupting request vector in the vector output register to be enabled onto the vector output pins  $(V_0-V_2)$ . It also causes the bit corresponding to the interrupting request to be cleared in the interrupt register and set in the in-service register. Note: To permit cascading, these operations occur only if the  $\overline{\text{VEN}}$  output is low (i.e., vectorenable flip-flop is set).

#### Vo - V2 Interrupt Vector.

Tristate  $V_0 - V_2$  lines are output enabled with the interrupting vector when the  $\overline{MINTA}$  input is low and the  $\overline{VEN}$  output is low (i.e., vector-enable flip-flop is set.)

#### **FUNCTIONAL DESCRIPTION**

The Am29114 receives interrupt requests on 8 interrupt input lines (INT<sub>0</sub> – INT<sub>7</sub>). A LOW level is a request. An internal latch may be used to catch pulses on these lines, or the latch may be bypassed so the request lines drive the edge-triggered interrupt register directly. An 8-bit mask register is used to mask individual interrupts. Requests in the interrupt register are ANDed with the corresponding bits in the mask register and the result is sent to a priority encoder, which produces a 3-bit encoded vector representing the highest numbered input which is not masked. This encoded vector will be held in the vector output register.

An 8-bit in-service register holds a bit for each interrupt request that is currently being serviced. If a new interrupt has a higher priority than the one in process, an interrupt request output will occur and this signal will be sent to the sequencer. Subsequently, an acknowledge signal from the sequencer is used to enable the vector outputs and to set the corresponding bit in the in-service register to prevent the interrupt routine from being interrupted by a lower priority interrupt. When the service routine is complete, an instruction clearing the inservice register bit allows system operation to continue as before.

# VEN Vector Enable.

Output of vector-enable flip-flop. The vector-enable flip-flop is cleared ( $\overline{\text{VEN}}$  high) on the next active clock edge when CASIN2 is high. When CASIN2 is low, the vector-enable flip-flop is set ( $\overline{\text{VEN}}$  low) on each active clock edge if an unmasked interrupt is waiting in the interrupt register, otherwise it is cleared.

#### CASIN1 Cascade-in 1.

High level forces MINTR high and causes the CHSR and CCIR instructions to have no effect.

#### CASIN2 Cascade-in 2.

High level forces  $\overline{\text{MINTR}}$  high and clears the vector-enable flip-flop on the next active clock edge.

#### CASOUT1 Cascade-out 1.

Forced high if any bit in the in-service register is set or if CASIN1 is high.

#### CASOUT2 Cascade-out 2.

Forced high if there is an unmasked interrupt request in the interrupt register or if CASIN2 is high.

#### **RESET Master Reset.**

High level causes the interrupt latches, interrupt register, inservice register and mask register to be cleared on the next active clock edge.

#### PD Post-Delay Mode.

Hard-wire high when operating with the Am29112 in postdelay mode. High level causes CASIN1 input and prioritized output of in-service register to be delayed by one clock cycle.

#### CP Clock Pulse.

All state changes occur on the low-to-high transition of the clock.

The Am29114 is controlled by a 4-bit instruction field which allows the three above-mentioned registers to be read or modified under microprogram control.

#### Architecture Of The Am29114

The Am29114 is a high-performance priority interrupt controller. As shown in the Block Diagram, the device contains four registers: the Interrupt Register, the Mask Register, the Inservice Register, and the Vector Output Register.

#### Interrupt Latch/Register

The 8-bit Interrupt Register stores pending interrupt requests in clocked D flip-flops. A bit in the register is automatically cleared when the corresponding interrupt request is acknowledged by the system sequencer. Interrupt requests can be accepted via 8 S-R latches in either of two modes depending upon the level of the IM input.

Asynchronous Pulse Mode: Low-going pulses on the INT inputs set the latches. The outputs of the latches cause the respective flip-flops to be set on the next active clock edge. The outputs of the flip-flops are then used to clear the latches. Requests remain stored in the register until their interrupts are acknowledged.

<u>Level Mode</u>: The latches become transparent, and the interrupt register contains the interrupt requests only as long as the corresponding INT lines are held low. Therefore, in order to be recognized, an interrupt signal must be held low until it is acknowledged.

Bits may also be set in the interrupt register under microprogram control, thus permitting software-generated interrupts.

#### Mask Register

The 8-bit Mask Register allows selected interrupt inputs to be disabled. When a bit is set, the corresponding output of the Interrupt Latch Register is disabled without affecting the interrupt register itself.

#### In-Service Register

The 8-bit In-Service Register keeps track of which interrupt requests have been accepted by the system sequencer for servicing. When a bit corresponding to a particular interrupt is set, all equal and lower priority interrupts are masked. Once a bit in the In-Service Register is set, a micro-instruction must be issued to clear it.

#### **Vector Output Register**

The 3-bit Vector Output Register is loaded on each active clock edge with the priority code of the highest-priority unmasked interrupt currently in the interrupt register.

#### Interrupt Detector/Priority Encoder

The Interrupt Detector detects the presence of an unmasked interrupt waiting for service. The Priority Encoder determines the highest-priority unmasked interrupt waiting for service and forms a binary coded interrupt vector.

#### Comparator

The 3-bit Comparator determines whether or not the priority of the highest unmasked interrupt waiting for service is higher than the priority of the interrupt currently being serviced.

#### Clear Control Logic

The Clear Control Logic generates clear signals for individual bits of the Interrupt and In-Service Registers. The Clear Control Logic takes inputs from the D-Bus and from the Vector Output Register (after an interrupt acknowledge is received).

#### Interface Logic

The interface Logic circuitry generates the interrupt, vector enable and cascade signals.

#### Instruction Set

The Am29114 is controlled by the 4-bit instruction inputs  $I_0-I_3$ . The instruction input is ignored if  $\overline{IEN}$  is high, allowing the four I bits in the instruction word to be shared with other functions. Instructions that access the D-Bus (instructions 4-15) are ignored if  $\overline{CS}$  is high, allowing the D-Buses of several Am29114s in a cascaded system to be tied together (see Table 1).

#### TABLE 1. INSTRUCTION SET

l <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	io	Mnemonic	Description			
0	0	0	0	MCLR	Master Clear			
0	0	0	1	CHSR	Clear highest priority bit in in-service register <sup>1</sup>			
0	0	1	0	CCIR	Clear current interrupt bit in interrupt register <sup>2</sup>			
0	0	1	1	NOOP	No operation			
0	1	0	0	BSMK	Bit set mask register from D-Bus <sup>3</sup>			
0	1	0	1	BCMK	Bit clear mask register from D-Bus <sup>4</sup>			
0	1	1	0	LDMK	Load mask register from D-Bus			
0	1	1	1	RDMK	Read mask register from D-Bus			
1	0	0	0	BSSR	Bit set in-service register from D-Bus <sup>3, 5</sup>			
1	0	0	1	BCSR	Bit clear in-service register from D-Bus <sup>4, 5</sup>			
1	0	1	0	LDSR	Load in-service register from D-Bus <sup>5</sup>			
1	0	1	1	RDSR	Read in-service register from D-Bus <sup>5</sup>			
1	1	0	0	BSIR	Bit set interrupt register from D-Bus <sup>3, 6</sup>			
1	1	0	1	BCIR	Bit clear interrupt register from D-Bus <sup>4, 6</sup>			
1	1	1	0	LDIR	Load interrupt register from D-Bus <sup>6</sup>			
1	1	1	1	RDIR	Read interrupt register from D-Bus <sup>6</sup>			

#### NOTES:

- CHSR may be used at the end of an interrupt service routine to restore the previous priority level. In post-delay mode CHSR clears the bit that had the highest priority one clock cycle before the instruction arrived at the instruction inputs.
- CCIR clears the interrupt register bit corresponding to the highest bit set in the in-service register. In post-delay mode CCIR clears the bit in the interrupt
  register corresponding to the bit that had the highest priority in the in-service register one clock cycle before the instruction arrived at the instruction
  inputs.
- 3. Sets those register bits that have corresponding D-Bus bits equal to one. Other register bits are not affected.
- Clears those register bits that have corresponding D-Bus bit equal to one. Other register bits are not affected.
   Overrides the effect of an interrupt request or an interrupt acknowledge on bits being modified if received during the same clock cycle.
- 6. An interrupt acknowledge received during the same clock cycle will override this instruction where they affect the same bit.

#### **APPLICATIONS**

#### System Implementation

#### Connection to Am29112

The Am29114 is connected to the Am29112 as shown in Figure 1. The tri-state vector outputs are connected to three

bits of the Y-bus of the Am29112. The other five bits of the Y-bus are taken from the outputs of a tri-state buffer. The inputs of the buffer may be hardwired to define the other five bits of the interrupt jump address. The MINTA output of the Am29112 is used to enable the vector output onto the Y-bus. The instruction inputs to the Am29114 are taken from the

microinstruction pipeline register, and the D-bus is connected to the data highway of the system. In a system employing only a single Am29114, the CASIN1 and CASIN2 are hardwired low.

#### Cascading Am29114s

Am29114s are cascaded by connecting the CASOUT1 and CASOUT2 signals of one chip to the CASIN1 and CASIN2 of the next-most-significant chip. See Figures 2 and 3. CASIN1 and CASIN2 of the most significant chip are usually tied low, but open-collector CASIN2 may be forced high in order to disable all interrupts. The MINTR outputs are tied together to form one common interrupt line. Also common to all chips are the instruction enable, instruction, acknowledge, reset and clock lines. The D-bus pins of each chip may either be tied

together or left separate if the width of the system bus allows. If tied together, the chip-select inputs may be used to select a particular chip for D-bus operations.

The vector outputs of each chip are tied together to form the least-significant three bits of the interrupt vector. There are two ways of forming the most-significant bits of the interrupt vector. In Method 1 (Figure 2), a priority encoder with tri-state outputs is used to priority encode the vector-enable outputs. In Method 2 (Figure 3), the priority encode of the CASOUT2 outputs is clocked into a register with tri-state outputs. Method 2 may be useful where it is necessary to remove the priority encoder from a critical timing path that includes the microprogram memory. If only two Am29114s are cascaded, the vector-enable output of the least significant chip may be used directly as the fourth bit of the interrupt vector (Figure 4).






Figure 1. Connection of Am29114 to Am29112





AF003800

Figure 3. Cascading the Am29114 - Method 2





Figure 4. Cascading the Am29114 - 16-Bit Configuration

# PHYSICAL DIMENSIONS

# SD 040



# ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

LABAMA	(205)	882-9122	MARYLAND	
RIZONA.	. ,		MASSACHUSETTS	
Tempe	(602)	242-4400	MINNESOTA	
Tucson		792-1200	NEW JERSEY	(201) 299-0002
ALIFORNIA.	,		NEW YORK,	
El Segundo	(213)	640-3210	Liverpool	(315) 457-5400
Newport Beach		752-6262	Poughkeepsie (IBM only)	(914) 471-8180
San Diego		560-7030	Woodbury	(516) 364-8020
Sunnyvale		720-8811	NORTH CAROLINA,	
Woodland Hills	(818)	992-4155	Raleigh	(919) 847-8471
OLORADO		741-2900	OREGON	(503) 245-0080
	(303)	141.2500	OHIO.	, ,
ONNECTICUT,	(202)	264-7800	Columbus	(614) 891-6455
Southbury	(203)	204-7000	PENNSYLVANIA.	(21.)
LORIDA,	(205)	339-5022	Allentown (AT&T only)	(215) 398-8006
Altamonte Springs	. (303)		Willow Grove	(215) 657-3101
Clearwater		530-9971	TEXAS.	(210) 001 0101
Ft. Lauderdale		484-8600		(512) 346-7830
Melbourne		254-2915		(214) 934-9099
EORGIA		449-7920		
LINOIS		773-4422		(713) 785-9001
NDIANA		244-7207	WASHINGTON	(206) 455-3600
ANSAS	. (913)	451-3115	WISCONSIN	(414) 782-7748
IN7	TERN.	ATIONAL	SALES OFFICES	
ELGIUM,			HONG KONG,	
Bruxelles TEL:	(02)	771 99 93	Kowloon	TEL: 3-695377
FAX:	(02)	762-3716		FAX:1234276
TLX:				TLX:50426
		01020	ITALY Milano	TEL:(02) 3390541
ANADA, Ontario,	(612	V E03 0000	TIALI, WINGING	FAX:(02) 3498000
Kanata TEL:	(013	324 5102		TLX:
Willowdale TEL:			IAPAN Tokyo	TEL:(03) 345-8241
FAX:	(416	224-0056	JAPAN, TORYO	FAX:
RANCE,	(04)	07.00.00		TLX:J24064 AMDTKO
Paris TEL:	. (01) 4	8/36 66	LATIN ANAFRICA	
FAX:			LATIN AMERICA,	TEL:(305) 484-8600
TLX:		202053F	rt. Lauderdale,	FAX:(305) 484-8600
ERMANY,		4.40) 50 55		TLX;5109554261 AMDFTI
Hannover area TEL:	(05	143) 50 55	CHIEDEN Control	
FAX:	(05	143) 55 53	SWEDEN, Stockholm	TEL:(08) 733 03 50
TLX:				FAX:(08) 733 22 8
München TEL:	(08	39) 41 14-0		TLX:1160
FAX:	(0	89) 406490	UNITED KINGDOM,	
TLX:			Manchester area	TEL: (0925) 82800
Stuttgart TEL:	(0711	) 62 33 77	· ·	FAX: (0925) 82769
FAX:	(07	11) 625187		TLX: 62852
TLX:			London area	TEL: (04862) 2212
, tm/1,			31.5	FAX:(04862) 2217
			****	TLX:85910
NORT	TH A	MERICAN	REPRESENTATIVES	
ALIFORNIA			NEW MEXICO	
I <sup>2</sup> INCOE	EM (408	3) 988-3400	THORSON DESERT STAT	ES (505) 293-855
		3) 496-6868	NEW YORK	
DAHO		•	NYCOM, INC	(315) 437-834
INTERMOUNTAIN TECH MKGT	(201	3) 322-5022	OHIO	
NDIANA	(===	,	Dayton	
SAI MARKETING CORP	(31	7) 241-9276	DOLFUSS ROOT & CO	(513) 433-677
	(01	, 02.0	Strongsville	,
DWA LORENZ SALES	/21	377,4666		(216) 238-030
TOBER SALES	(31	3/1-4000	PENNSYLVANIA	(2.0) 230 000
		007 4700	DOLERGE BOOT & CO	(412) 221-442
NCHIGAN			DOLFUSS ROOT & CO	
NICHIGAN SAI MARKETING CORP	(31:	3) 221-1700		
MCHIGAN SAI MARKETING CORP			UTAH	
NICHIGAN SAI MARKETING CORP			UTAH	
fichigan Sai Marketing Corp IEBRASKA LORENZ SALES	(40	2) 475-4660	UTAH	(801) 595-063
IICHIGAN SAI MARKETING CORP EBRASKA LORENZ SALES	(40	2) 475-4660	UTAH	

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA
TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450
Printed in U.S.A. AIS-RRD-11M-6/86-0

Printed in U.S.A. AIS-RRD-11M-6/86-0